



1005R993 - 042302

COPY OF PAPERS  
ORIGINALLY FILED

RECEIVED

APR 29 2002

Technology Center 2600

REMARKS

The paragraph beginning at line 16 of page 15 has been amended to correct for a spelling error and to make it consistent with the drawing shown in FIG. 2. No new matter has been added.

In light of the above, it is respectfully submitted that the present application is in condition for allowance, and notice to that effect is respectfully requested.

While it is believed that the instant amendment places the application in condition for allowance, should the Examiner have any further comments or suggestions, it is respectfully requested that the Examiner contact the undersigned in order to expeditiously resolve any outstanding issues.

Attached hereto is a marked-up version of the changes made to the specification and claims by the current amendment. The attached page is captioned "Version with Markings to Show Changes Made."

To the extent necessary, Applicant petitions for an Extension of Time under 37 CFR 1.136. Please charge any fees in connection with the filing of this paper, including extension of time fees, to the deposit account of Texas Instruments Incorporated, Account No. 20-0668.

Respectfully submitted,

Pedro P. Hernandez  
Attorney for Applicant  
Reg. No. 35,190

Texas Instruments Incorporated  
P.O. Box 655474, MS 3999  
Dallas, TX 75265  
(972) 917-5455

LAST AVAILABLE COPY

Version with Markings to Show Changes Made

Paragraph beginning at line 16 of page 12 has been amended as follows:

In an actual implementation of the correction block as shown in FIG. 2, the common gain part can be omitted and the sinusoid can be generated by a look-up table 202. Look-up table 202 can reside in a Read-Only Memory (ROM) or other storage device. The gain and phase correction circuit 104 [includes] includes first 120 and second 122 input ports, and [six] four multipliers [202-212] 202-208 and two adders 210-212. A storage device such as a read-only memory (ROM) 202 has four output ports 214, 216, 218, 220 that provide the correct sinusoid to the respective multipliers 202, 204, 206 and 208, responsive to receiving the estimate signal for the gain 222 and phase 224 imbalance. The corrected I signal 124 is provided on a first output port, while the corrected Q signal 126 is provided in a second ouput port.

BEST AVAILABLE COPY